Senior Silicon Architect

GoogleNew Taipei City, Banqiao, TaipeiOn-siteFull-timeStaff, 8–12 yearsListed 1 hour ago

Apply now

About this role

Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.
Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.

Minimum qualifications:

- Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience.

- 8 years of experience in ASIC performance or power modeling, management, optimizations and post-si characterization.

- Experience in Software (SW) power optimizations (Android, Linux) and Post-Silicon (Post-Si) power productization work.

- Experience in programming (i.e., Python) and database analysis (i.e., SQL).

Preferred qualifications:

- MS/PhD degree in Electronics or Computer Engineering/Science, with an emphasis on computer architecture, performance and power analysis.

- Experience with performance for multimedia IPs in mobile SoCs (e.g., Audio, Ambient, codecs, display processor).

- Experience with performance for memory system in mobile SoCs.

- Experience in Android SW performance profiling.

- Knowledge of the impact of software and architectural design decisions on system power and thermal behavior.

- Create use case workload and data flow models for day of use (DoU) power evaluation.

- Drive power and performance optimizations through SoC generations.

- Perform post-silicon profiling for power and performance model correlation.

- Collaborate with architecture team on power-performance trade-off analysis for engineering reviews and product roadmap decisions.