About this role
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
About the Role
We are looking for a Lead Design Engineer to provide hands-on execution across Synthesis, LEC, CLP, and UPF/power-intent flows for advanced ASIC/SoC designs. This role is execution-focused with growing ownership: debugging synthesis and LEC issues independently, contributing to CLP sign-off, and writing constraints and ECO scripts, while working closely with the Team on complex escalations.
Key Responsibilities
- Run and debug LEC sign off on design blocks; investigate and resolve NEQs and constraint mismatches
- Work on Genus synthesis runs to improve QoR, debug SDC/constraint issues.
- Support CLP flows
- Write and maintain ECO scripts and timing/power constraints for design blocks
- Independently triage and document issues, escalating complex or systemic issues as needed.
- Collaborate with PD, DFT, and RTL teams to resolve cross-functional issues affecting synthesis/LEC/CLP closure
- Prepare clear status updates and technical summaries for internal tracking
Required Skills
- 4–7 years of hands-on experience in ASIC synthesis, LEC, and/or low-power verification flows
- Working knowledge of Cadence Genus and Conformal (LEC and/or CLP)
- Familiarity with UPF/CPF-based power intent (IEEE 1801)
- Scripting proficiency in Tcl, Perl, or Python; comfortable in Unix/Linux based environments.
- Solid understanding of digital design fundamentals, STA basics, and low-power architecture concepts
- Strong communication skills and ability to work independently on assigned blocks