About this role
We are looking for a hands-on Layout Engineer to join our AI-native product development team at onsemi. You will design silicon interposer and power-module layouts, and help turn that design practice into layout-authoring capabilities on our internal engineering platform.
The role covers the path from floorplan and PDK-based layout through verification and tapeout, with enough automation knowledge to define what an AI agent must be able to do at each step.
You will own selected module layouts, judge whether generated or edited layouts are electrically and physically sound, and work with software engineers on the tool actions, checks, and review flow the platform needs. AI experience is useful, but layout judgment and knowledge of the onsemi design flow are the core of the role.
LI-VS1
Required Skills
- 4 to 8 years of hands-on IC or power-module layout, including released or tapeout-ready work.
- Strong Cadence Virtuoso Layout experience, including Layout XL, schematic-driven layout, and PDK or PCell-based design.
- Practical use of Siemens Calibre for DRC and LVS, and working knowledge of PEX or another parasitic-extraction flow.
- Understanding of how floorplan, placement, routing, pads, and top-level assembly affect resistance, loop inductance, current density, and thermal behavior in a power module.
- Experience taking a layout through stream-out and database transfer, with familiarity with Cliosoft SOS or an equivalent design-data system.
- Ability to inspect GDS or OASIS and make controlled edits with KLayout, Calibre DESIGNrev, or equivalent layout tooling.
- Enough Python or SKILL to automate repetitive layout, query, or checking tasks, and to explain a manual tool action clearly enough for a software engineer to implement it.
- Careful review of generated layout against design intent, design rules, and connectivity, including the judgment to reject a result that only looks correct.
- Clear communication with layout, simulation, CAD, and software engineers, and comfort working from Linux design environments.
Preferred Skills
- Layout experience with SiC or other wide-bandgap multi-die power modules, silicon interposers, or heterogeneous integration.
- Familiarity with the onsemi power-module flow across die, interposer, package, and system, including Ansys Q3D, R3D, and thermal or mechanical checks driven by layout.
- Experience with Virtuoso SKILL, Python layout APIs, or batch verification flows.
- Exposure to pads and ESD, bonding-diagram generation, reticle or database release, and fab or process feedback.
- Interest in AI-assisted layout, AI agent tool use, or reviewing AI-generated engineering output. Prior AI product experience is not required.
- Experience contributing design-rule, PDK, or layout-review knowledge to an internal platform or automation project.